A switched capacitor amplifier for measuring absolute pressure with a micro-machined capacitive pressure sensor using correlated double sampling has been designed in 130nm CMOS technology. The switched capacitor amplifier design uses a combination of correlated double sampling, input offset cancellation, and output offset cancellation to help reject 1 f noise and DC offset mismatch. A method for sizing the operational transconductance amplifier (OTA) components according to the system noise, accuracy, and bandwidth requirements is presented.
INTRODUCTION
This paper will describe the design of a system for measuring absolute pressure with a micro-machined capacitive pressure sensor. The design will be used in a blood pressure sensing wireless medical implant (Buhk et al., 2010) which will be permanently implanted inside an artery and powered through RF inductive wireless power transmission (Bradford et al., 2012) .
The wireless implant will be placed inside of the artery whose pressure it should monitor, necessitating small size and low power consumption. The goal of the whole design process is to create a system which delivers the required sensor resolution, at the necessary noise levels, with the lowest power budget.
CAPACITIVE PRESSURE SENSOR
The theory of operation of a capacitive pressure sensor is based upon the general formula for capacitance C = εA d where ε is the relative permittivity, A is the area, and d is the separation between the capacitor's two electrode plates. When pressure is applied to the sensor, the electrode plates are squeezed together resulting in a larger capacitance value. The circuit which is used to stimulate the capacitive pressure sensor is the capacitive bridge from Figure 1 , and everywhere throughout the system, the switches S0 and S1 are activated by non-overlapping clocks. The pressure sensing capacitor has a nominal capacitance C 0 and a sense capacitance C s which is a linear function of the applied pressure. Using superposition theory, the change in voltage at node V a generated by the switch transition S 0 → S 1 can be calculated as a function of V stim (1).
The maximum expected input signal peak-peak swing ∆V ab maxpp can be calculated by substituting C s with the maximum expected peak-peak capacitances of ± C smax 2 . For the output swing, if V DD is the maximum output voltage level, V out pp = 2 V DD , and the required closed loop gain (2) can be used to find the value for the feedback capacitance C f in Figure 2 .
SC NOISE ANALYSIS
The SC amplifier is a fully differential SC amplifier with input and output offset compensation ( Fig. 2 ) (Enz and Temes, 1996) . During SC switch phase S0, the amplifier is in unity gain configuration where the OTA's DC offset voltage V os and the system noise voltage V x ab S0noise are sampled across the nodes V x ab (4). During phase S1, V os , the system noise voltage V x ab S1noise , and the capacitance to voltage conversion result, ∆V ab , are applied across V x ab (5). S1noise (6) 
SC Noise Analysis for Phase S0
To determine the noise from switch phase S0, the circuit from The circuit from Figure 3 has the OTA in unity gain feedback which results in a differential thermal output noise voltage which is equal to the sum of the OTA's input devices' input referred noise voltages (7).
The γ factor for this 130 nm CMOS technology has been determined by performing Spectre small signal noise analysis simulations (Figure 4 ). The simulation results show that the γ factor has a strong correlation to the MOSFET's transconductance efficiency η gm = From (7), nf is the noise factor which scales the OTA's input MOSFET device's input referred noise up to the total output noise voltage of the OTA (Sec. 4.1). The OTA's thermal output noise is bandwidth limited by the noise equivalent bandwidth (NEB) (9) (Baker, 2011) .
The parameter C eq is the differential load capacitance across the outputs of the OTA during switching phase S0. At the nominal pressure where C s = 0, C eq can be derived as (10).
The OTA input referred thermal noise, (7), multiplied by the NEB (9) which is bandwidth-limited by C eq (10) results in a noise voltage across V x ab of (11)
After the SC amplifier has switched to phase S1, the noise charge gets transferred to the output nodes as a function of the feedback factor F (12).
2Co Cpar2 S1 From Figure 5 , F is the transfer function from the OTA's output to its input (13).
The final output noise contribution from phase S0 is found by combining (11), (12), and (13) into (14).
3.2 SC Noise Analysis for Phase S1
The switches in the feedback and output path of the circuit can be ignored if their resistance R sw ≪ 1 gm F (Murmann, 2012) . The two remaining S1 noise sources are the input switch resistive noise and the OTA input referred noise voltage ( Figure 6 ). First, considering the switch input noise, the S1 switch noise generators produce a differential noise voltage V 2 noise input = 2 * 4kT R S1 . This noise voltage is amplified by the closed loop gain of the amplifier, A cl , and it is energy limited by the NEB resulting in a total input switch noise contribution of (15).
The other noise contributor for phase S1 is the OTA's thermal noise. As it was for switching phase S0, the input referred thermal noise of the OTA is (7), and the output noise is the input noise divided by F and bounded by the NEB (16). Figure 7 can be used to calculate C leff , and after a bit of algebra, C leff can be expressed as (17).
Summing the two noises (15) and (16) results in (18), which is the total SC phase S1 noise contribution.
From (18), if the following condition is fulfilled:
F then it is safe to consider only the OTA's noise contribution for the phase S1 noise. With this simplification, (14) and (16) can be summed together to give the total system noise (19).
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NOISE FACTOR AND Cl
For an ADC with an N bit resolution, the total allowable error is (20). 
Eq. (21) gives the peak-peak noise error budget for the system. The required thermal noise SNR is increased by a few dB, denoted by SNR extra in (22), so that only a fraction of the total error will be given to noise (23). 
Choosing a value for C gs based upon its expected length and width, then C eq and F can be solved. (19) and (22) can be combined to form (24) and (25), from which the nf or the C leff can be determined based on the circuit noise requirements.
Noise Factor Determination
The total OTA noise is a summation of the 4kT γ gm noise currents to the output (26), and the OTA noise factor, nf, input refers the total output noise to the input device gm by dividing by gm 2 1 (27). 
The nf design parameter can be expressed in terms of transconductance efficiency values (29), normalized to the input device drain current (30). Using the data from Figures 4 and 9, γ and η gm values can be chosen which allows the amplifier to meet the nf and output swing requirements.
Gain, Settling and gm
The remaining error available for the settling is (31), and the gain and bandwidth of the amplifier must be great enough to settle the output to within ε settle in only 1 2 period of the SC amplifier clock. The settling error is comprised of the static error, ε static (33), and the dynamic error, ε dynamic (34). 
The dynamic error of the amplifier is determined using the amount of time available to settle, t s , and the τ = R OTA C load time constant of the OTA (34). At low SC clock speeds, t s is 1 2 the SC system clock period, R OTA is the effective resistance. 1 gm F , of the amplifier, and C load = 2 C leff is the effective output capacitance of the OTA output node.
Equations (33) and (34) can be combined to form (35) .
For gm to be real and finite (36) must be true.
Solving (35) for minimum open loop gain results in infinite gm, and solving for minimum gm requires infinite A 0 (Fig. 11 ). Increasing A 0 by a few dB quickly results in near minimum gm requirements. With gm from (35), and the input transistor η gm ratio for the required nf, then the drain current through each input device is (37).
With I d and η gm , Figure 9 can be used size the W L ratio for each transistor.
SC AMPLIFIER DESIGN EXAMPLES
The system has been designed to measure absolute pressure with the Protron-Mikrotechnik capacitive absolute pressure sensor using a 1.2 VDC stimulation voltage at the human body temperature of 38 • C. Table 1 lists the design parameters which are to be used in the SC amplifier design. Three different designs have been created with the Cadence Design Framework using the UMC 130nm technology, and the design variables are listed in Table 2. The amplifier architecture which is used for each design is the gain boosted folded cascode amplifier from Figure 10 (Bradford et al., 2013) which is able to provide 102 dB of gain over the required ±850 mV of output swing. Eq. (38) is used to select the γ and η g m values for the amplifier.
Plotting (35) for f sc = 4kHz, Figure 11 , allows a system gm to be selected based on an open loop gain of A 0 = 102 dB. 
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Figure 10: The gain boosted folded cascode amplifier.
Amplifier Design Verification
DC simulations are used to fine tune the transistor dimensions until they have the desired η gm values. Then, two different analyses, ac and pss/pnoise, are performed on each of the three amplifiers. The ac analysis is used to find the amplifier's GBW, and the pss/noise is used to verify the V 2 noise rms of the circuit. The three amplifiers are simulated using the exact device η gm and I d values listed in Table 2 without any further optimizations, and the pss/noise simulation is performed as per the guidelines documented in (Murmann, 2012). 
CONCLUSIONS
This paper has presented a method for measuring a commercially available micro-machined capacitive pressure sensor with a switched capacitor amplifier using correlated double sampling. The SC amplifier, with its unbalanced input load capacitances, is analyzed for noise and bandwidth requirements. A method for designing the amplifier to meet the noise requirements as a function of the OTA noise factor nf and transconductance efficiency values, η gm , has been presented. In addition to the noise requirements, a method for achieving the settling requirements as a function of the SC frequency and the system open loop gain has been presented. This method for amplifier design was implemented using the Cadence Design Framework II, and verified using various Cadence Virtuoso Spectre simulations over an operating frequency range spanning three decades from 4 kHz to 400 kHz.
